

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	8	(US-20030088396-\$).did. or (US-6819658-\$ or US-5623512-\$ or US-4737949-\$ or US-7162411-\$ or US-6813732-\$ or US-6598176-\$ or US-6145123-\$).did.	US-PGPUB; USPAT	OR	OFF	2007/07/27 15:40
L4	0	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm. and (714/45).ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 15:36
L3	0	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm. and (709/232,233,247).ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 15:36
L2	0	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm. and (370/394,914).ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 15:36
S14 8	0	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm. and 703/28.ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 15:35
S15 0	1	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm. and (703/26,25,23,28).ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 14:23
L1	250	703/28.ccls.	US-PGPUB; USPAT	OR	ON	2007/07/27 14:23
S14 9	2	(collect\$ with emulat\$ with data) and (arrang\$ with (first second) with information with block).clm.	US-PGPUB; USPAT	OR	ON	2007/07/27 11:36
S14 7	1	"6985848".pn.	US-PGPUB; USPAT	OR	ON	2007/07/27 11:33
S14 5	282	packet near split\$4	USPAT	OR	OFF	2007/07/25 13:10
S14 4	1235	packet with split\$4	USPAT	OR	OFF	2007/07/25 13:10
S14 3	194	transmission adj rate adj (convert\$ adjust\$ modif\$ shap\$)	USPAT	OR	OFF	2007/07/25 12:56
S14 2	208	(370/230.1).ccls.	USPAT	OR	OFF	2007/07/25 12:55
S14 1	2	packet adj resiz\$	US-PGPUB; USPAT	OR	OFF	2007/07/25 12:38
S14 0	48	packet with resiz\$	US-PGPUB; USPAT	OR	OFF	2007/07/25 12:38

EAST Search History

S13 9	13	trace with resiz\$	US-PGPUB; USPAT	OR	OFF	2007/07/25 12:38
----------	----	--------------------	--------------------	----	-----	------------------

Inventor Name Search Result

Page 1 of 3



Inventor Name Search Result

Day: Friday
Date: 7/27/2007
Time: 14:31:06

Your Search was:

Last Name = SWOBODA
First Name = GARY

Application#	Patent#	Status	Date Filed	Title	Inventor Name
07718687	63138513	150	12/19/2000	Programmable ring oscillator	SWOBODA, GARY L.
09241647	65155549	150	12/19/2000	REMOTELY CONTROLLABLE PHASE LOCKED LOOP CLOCK CIRCUIT	SWOBODA, GARY L.
092798901	6708290	150	03/02/2001	CONFIGURABLE DEBUG SYSTEM WITH WIRE LIST WALKING	SWOBODA, GARY L.
092798121	67355830	150	03/02/2001	SYSTEM AND METHOD FOR AUTOMATICALLY CONFIGURING A DEBUG SYSTEM	SWOBODA, GARY L.
092798365	69285403	150	03/02/2001	AUTOMATIC DETECTION OF CONNECTIVITY BETWEEN AN EMULATOR AND A TARGET DEVICE	SWOBODA, GARY L.
092798425	68365882	150	03/02/2001	Pipeline flattener for simplifying event detection during data processor debug operations	SWOBODA, GARY L.
092798429	6734852	150	03/02/2001	DEBUG TRIGGER BUILDER	SWOBODA, GARY L.
092798535	7113902	150	03/02/2001	DATA PROCESSING CONDITION DETECTOR WITH TABLE LOOKUP	SWOBODA, GARY L.
092798595	59477834	150	03/02/2001	SCAN INTERFACE WITH TDM FEATURE FOR PERMITTING SIGNAL OVERLAY	SWOBODA, GARY L.
092798596	58559392	150	03/02/2001	RANGE BASED DETECTION OF MEMORY ACCESS	SWOBODA, GARY L.
092798606	67138929	150	03/02/2001	DYNAMICALLY CONFIGURABLE DEBUG PORT FOR CONCURRENT SUPPORT OF DEBUG FUNCTIONS FROM MULTIPLE DATA PROCESSING CORES	SWOBODA, GARY L.
092920180	70894317	150	08/01/2001	APPARATUS FOR DETERMINING POWER CONSUMED BY A BUS OF A DIGITAL SIGNAL PROCESSOR USING COUNTED NUMBER OF LOGIC STATE TRANSITIONS	SWOBODA, GARY L.
092920193	Not Issued	161	08/01/2001	Apparatus and method for central processing unit power measurement in a digital signal processor	SWOBODA, GARY L.
092920222	6872022	150	08/08/2001	APPARATUS AND METHOD FOR PROCESSOR POWER MEASUREMENT IN A DIGITAL SIGNAL PROCESSOR USING TRACE DATA AND SIMULATION TECHNIQUES	SWOBODA, GARY L.
09292912	67258719	150	08/08/2001	APPARATUS AND METHOD FOR WAIT STATE ANALYSIS IN A DIGITAL SIGNAL PROCESSING SYSTEM	SWOBODA, GARY L.
092938201	5339492	150	08/22/2001	[C] WITH SELECTIVELY APPLIED FUNCTIONAL AND TEST CLOCKS	SWOBODA, GARY L.
092943137	5912625	150	08/20/2001	USING SELECTIVE OMISSION TO COMPRESS ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943436	7206734	150	08/20/2001	EXPORTING ON-CHIP DATA PROCESSOR TRACE INFORMATION WITH VARIABLE PROPORTIONS OF CONTROL AND DATA	SWOBODA, GARY L.
092943525	Not Issued	71	08/20/2001	Collecting and exporting on-chip data processor trace and timing information with differing collection and export formats	SWOBODA, GARY L.
092943538	7043418	150	08/20/2001	SYNCHRONIZING ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943539	Not Issued	124	08/20/2001	Correlating on-chip data processor trace information for export	SWOBODA, GARY L.
092943603	7076419	150	08/20/2001	USING SIGN EXTENSION TO COMPRESS ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943665	6671665	150	01/14/2000	EMULATION SYSTEM WITH SEARCH AND IDENTIFICATION OF OPTIONAL EMULATION PERIPHERALS	SWOBODA, GARY L.
092483321	68365757	150	01/14/2000	EMULATION SYSTEM EMPLOYING SERIAL TEST PORT AND ALTERNATIVE DATA TRANSFER PROTOCOL	SWOBODA, GARY L.
092483327	6671665	150	01/14/2000	Emulation system with peripherals recording emulation frame when stop generated	SWOBODA, GARY L.
092483367	65533513	150	01/14/2000	EMULATION SUSPEND MODE WITH DIFFERING RESPONSE TO DIFFERING CLASSES OF INTERRUPTS	SWOBODA, GARY L.
092483368	6564339	150	01/14/2000	EMULATION SUSPENSION MODE HANDLING	SWOBODA, GARY L.
092483370	6820051	150	01/14/2000	SOFTWARE EMULATION MONITOR EMPLOYED WITH HARDWARE SUSPEND MODE	SWOBODA, GARY L.
092483367	6557116	150	01/14/2000	EMULATION SUSPENSION MODE WITH FRAME CONTROLLED RESOURCE ACCESS	SWOBODA, GARY L.
092483368	5724522	150	12/17/2000	DEBUG OUTPUT LOOSELY COUPLED WITH PROCESSOR BLOCK	SWOBODA, GARY L.
092483368	6808576	150	12/19/2000	DEBUG BI-PHASE EXPORT AND DATA RECOVERY	SWOBODA, GARY L.
092490911	5725391	150	12/19/2000	CLOCK MODES FOR A DEBUG PORT WITH ON THE FLY CLOCK SWITCHING	SWOBODA, GARY L.

09241647	65155549	150	12/19/2000	REMOTELY CONTROLLABLE PHASE LOCKED LOOP CLOCK CIRCUIT	SWOBODA, GARY L.
092798901	6708290	150	03/02/2001	CONFIGURABLE DEBUG SYSTEM WITH WIRE LIST WALKING	SWOBODA, GARY L.
092798121	67355830	150	03/02/2001	SYSTEM AND METHOD FOR AUTOMATICALLY CONFIGURING A DEBUG SYSTEM	SWOBODA, GARY L.
092798365	69285403	150	03/02/2001	AUTOMATIC DETECTION OF CONNECTIVITY BETWEEN AN EMULATOR AND A TARGET DEVICE	SWOBODA, GARY L.
092798425	68365882	150	03/02/2001	Pipeline flattener for simplifying event detection during data processor debug operations	SWOBODA, GARY L.
092798429	6734852	150	03/02/2001	DEBUG TRIGGER BUILDER	SWOBODA, GARY L.
092798535	7113902	150	03/02/2001	DATA PROCESSING CONDITION DETECTOR WITH TABLE LOOKUP	SWOBODA, GARY L.
092798595	59477834	150	03/02/2001	SCAN INTERFACE WITH TDM FEATURE FOR PERMITTING SIGNAL OVERLAY	SWOBODA, GARY L.
092798596	67138929	150	03/02/2001	DYNAMICALLY CONFIGURABLE DEBUG PORT FOR CONCURRENT SUPPORT OF DEBUG FUNCTIONS FROM MULTIPLE DATA PROCESSING CORES	SWOBODA, GARY L.
092920180	70894317	150	08/01/2001	APPARATUS FOR DETERMINING POWER CONSUMED BY A BUS OF A DIGITAL SIGNAL PROCESSOR USING COUNTED NUMBER OF LOGIC STATE TRANSITIONS	SWOBODA, GARY L.
092920193	Not Issued	161	08/01/2001	Apparatus and method for central processing unit power measurement in a digital signal processor	SWOBODA, GARY L.
092920222	6872022	150	08/08/2001	APPARATUS AND METHOD FOR PROCESSOR POWER MEASUREMENT IN A DIGITAL SIGNAL PROCESSOR USING TRACE DATA AND SIMULATION TECHNIQUES	SWOBODA, GARY L.
09292912	67258719	150	08/08/2001	APPARATUS AND METHOD FOR WAIT STATE ANALYSIS IN A DIGITAL SIGNAL PROCESSING SYSTEM	SWOBODA, GARY L.
092938201	5339492	150	08/22/2001	[C] WITH SELECTIVELY APPLIED FUNCTIONAL AND TEST CLOCKS	SWOBODA, GARY L.
092943137	5912625	150	08/20/2001	USING SELECTIVE OMISSION TO COMPRESS ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943436	7206734	150	08/20/2001	EXPORTING ON-CHIP DATA PROCESSOR TRACE INFORMATION WITH VARIABLE PROPORTIONS OF CONTROL AND DATA	SWOBODA, GARY L.
092943525	Not Issued	71	08/20/2001	Collecting and exporting on-chip data processor trace and timing information with differing collection and export formats	SWOBODA, GARY L.
092943538	7043418	150	08/20/2001	SYNCHRONIZING ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943539	Not Issued	124	08/20/2001	Correlating on-chip data processor trace information for export	SWOBODA, GARY L.
092943603	7076419	150	08/20/2001	USING SIGN EXTENSION TO COMPRESS ON-CHIP DATA PROCESSOR TRACE AND TIMING INFORMATION FOR EXPORT	SWOBODA, GARY L.
092943665	6671665	150	01/14/2000	EMULATION SYSTEM WITH SEARCH AND IDENTIFICATION OF OPTIONAL EMULATION PERIPHERALS	SWOBODA, GARY L.
092483321	68365757	150	01/14/2000	EMULATION SYSTEM EMPLOYING SERIAL TEST PORT AND ALTERNATIVE DATA TRANSFER PROTOCOL	SWOBODA, GARY L.
092483327	6671665	150	01/14/2000	Emulation system with peripherals recording emulation frame when stop generated	SWOBODA, GARY L.
092483367	65533513	150	01/14/2000	EMULATION SUSPEND MODE WITH DIFFERING RESPONSE TO DIFFERING CLASSES OF INTERRUPTS	SWOBODA, GARY L.
092483368	6564339	150	01/14/2000	EMULATION SUSPENSION MODE HANDLING	SWOBODA, GARY L.
092483370	6820051	150	01/14/2000	SOFTWARE EMULATION MONITOR EMPLOYED WITH HARDWARE SUSPEND MODE	SWOBODA, GARY L.
092483367	6557116	150	01/14/2000	EMULATION SUSPENSION MODE WITH FRAME CONTROLLED RESOURCE ACCESS	SWOBODA, GARY L.
092483368	5724522	150	12/17/2000	DEBUG OUTPUT LOOSELY COUPLED WITH PROCESSOR BLOCK	SWOBODA, GARY L.
092483368	6808576	150	12/19/2000	DEBUG BI-PHASE EXPORT AND DATA RECOVERY	SWOBODA, GARY L.
092490911	5725391	150	12/19/2000	CLOCK MODES FOR A DEBUG PORT WITH ON THE FLY CLOCK SWITCHING	SWOBODA, GARY L.

Inventor Name Search Result

Page 3 of 3

10212622	Not Issued	164	08/05/2002	APPARATUS AND METHOD FOR DEVICE SELECTIVE SCANS IN DATA STREAMING TEST ENVIRONMENT FOR A PROCESSING UNIT HAVING MULTIPLE CORES
----------	------------	-----	------------	--

[Search and Display/More Records.](#)

Last Name:

First Name:

To go back use Back button on your browser toolbar.

[Back to PALMI ASSIGNMENT OASIS Home page](#)

PALM INTRANET

Your Search was:

Last Name = SWOBODA

First Name = GARY

Inventor Name Search Result						
Application#	Patent#	Status	Date Filed	Title	Inventor Name	Comments
10341420	Not Issued	160	09/11/2002	Apparatus and method for an on-board trace recorder unit.	SWOBODA, GARY L.	61 event resulting in a trigger signal in a target processor
10255373	Not Issued	164	09/27/2002	APPARATUS AND METHOD FOR A TRACE SYSTEM ON A CHIP HAVING MULTIPLE PROCESSING UNITS	SWOBODA, GARY L.	APPARATUS AND METHOD FOR REPORTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTABLE POINTS IN CODE EXECUTION
10301824	5948155	150	11/22/2002	LITTLE OFFSET IN MULTICYCLE EVENT MAINTAINING CYCLE ACCURATE TRACING OF STOP EVENTS	SWOBODA, GARY L.	APPARATUS AND METHOD FOR DETECTING ADDRESS CHARACTERISTICS FOR USE WITH A TRIGGER GENERATION UNIT IN A TARGET PROCESSOR
10301935	Not Issued	71	11/22/2002	Data trace compression map	SWOBODA, GARY L.	APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PROCESSOR RESET
10107451	150	11/22/2002	TRACING PROGRAM COUNTER ADDRESSES USING NATIVE PROGRAM COUNTER FORMAT AND INSTRUCTION COUNT FORMAT	SWOBODA, GARY L.	APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PIPELINE FLATTENER SECONDARY CODE FLUSH FOLLOWING A RETURN TO PRIMARY CODE EXECUTION	
10102449	5981178	150	11/22/2002	SEPARATION OF DEBUG WINDOWS BY IDS BIT DOMAINS AND CLOCKS	SWOBODA, GARY L.	APPARATUS AND METHOD FOR SELECTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTABLE POINTS IN CODE EXECUTION
10326936	57160866	150	01/06/2003	PROCESS OF OPERATING A PROCESSOR WITH PROGRAM COUNTER TRACE STACK, ACCESS PORT, AND SERIAL SCAN PATH	SWOBODA, GARY L.	APPARATUS AND METHOD FOR EXCHANGING non-I ^T AG SIGNALS WITH I ^T AG MODES
10337568	5926742	150	01/07/2003	Apparatus and method for synchronization of trace streams from multiple processors	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10128622	Not Issued	161	12/05/2003	Apparatus and method for trace stream identification of a pause point in code execution sequence	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729190	Not Issued	161	12/05/2003	Apparatus and method for separating detection and assertion of a trigger event	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729191	Not Issued	30	12/05/2003	Apparatus and method for state selectable trace stream	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729196	Not Issued	41	12/05/2003	Apparatus and method for compression of the timing trace	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729212	Not Issued	41	12/05/2003	Apparatus and method for state selectable trace stream generation	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729214	Not Issued	164	12/05/2003	APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PROCESSOR DEBUG HALT SIGNAL.	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729239	Not Issued	161	12/05/2003	APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF MULTIPLE TARGET PROCESSOR EVENTS	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729242	Not Issued	164	12/05/2003	APPARATUS AND METHOD FOR IDENTIFICATION OF A NEW SECONDARY CODE START POINT FOLLOWING A RETURN FROM A SECONDARY CODE EXECUTION	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729326	7225365	150	12/05/2003	APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PIPELINE FLATTENER PRIMARY CODE FLUSH FOLLOWING INITIATION OF AN INTERRUPT SERVICE ROUTINE	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729327	7210722	150	12/05/2003	APPARATUS AND METHOD FOR IDENTIFICATION OF A PRIMARY CODE ADDRESS ASSOCIATED WITH A TARGET SIGNAL IN A TARGET PROCESSOR	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729400	Not Issued	161	12/05/2003	Apparatus and method for capturing the program counter addresses associated with a trigger signal in a target processor	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729401	Not Issued	161	12/05/2003	Apparatus and method for identification of a primary code start sync point following a return to primary code execution	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729407	Not Issued	161	12/05/2003	Apparatus and method for capturing an event or combination trace stream	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES
10729564	Not Issued	161	12/05/2003	Apparatus and method for capturing an event or combination	SWOBODA, GARY L.	APPARATUS AND METHOD FOR RECORDING EMULATION FRAME WHEN STOP GENERATED IN A CORE PROCESSOR DURING SELECTED I ^T AG MODES

Search Another: Inventor Last Name
First Name

Inventor Name Search Result

Page 3 of 3

GARY

SWOBODA

To go back use Back button on your browser toolbar.

[Back to PALS | ASSIGNMENT OASIS Home page](#)

Inventor Name Search Result

Page 1 of 2

Inventor Name Search Result

Page 2 of 2

PALM INTRANET

Inventor Name Search Result

Day: Friday

Date: 7/27/2007
Time: 14:31:58

Your Search was:

Last Name = SWOBODA

First Name = GARY

Inventor Name Search Result					
Application#	Patent#	Status	Date Filed	Title	Inventor Name
11383312	Not Issued	30	05/15/2006	Distributed Depth Trace Receiver.	SWOBODA, GARY L.
11383331	Not Issued	30	05/15/2006	Reconfiguring Control Point in Trace Receivers	SWOBODA, GARY L.
11383332	Not Issued	25	05/15/2006	Debug Tool Communication Through a Tool to Tool Connection	SWOBODA, GARY L.
11383332	Not Issued	20	05/15/2006	Tracing Program Counter Addresses Using Native Program Counter Format and Instruction Count Format.	SWOBODA, GARY L.
11383349	Not Issued	30	05/15/2006	WRITING TO A SPECIFIED CACHE REAL-TIME MONITORING ALIGNMENT AND TRANSLATION OF CPU STALLS OR EVENTS	SWOBODA, GARY L.
11383361	Not Issued	30	05/15/2006	REAL-TIME MONITORING ALIGNMENT AND TRANSLATION OF CPU STALLS OR EVENTS	SWOBODA, GARY L.
11383370	Not Issued	30	05/15/2006	PROFILING SYSTEM BYPASSING CACHE INFORMATION	SWOBODA, GARY L.
11383374	Not Issued	30	05/15/2006	VISUALIZING CONTENTS AND STATES OF HIERARCHICAL STORAGE SYSTEMS ACROSS MULTIPLE CORES	SWOBODA, GARY L.
11383385	Not Issued	30	05/15/2006	DETERMINING DIFFERENCES BETWEEN CACHED COPIES OF AN ADDRESS	SWOBODA, GARY L.
11383389	Not Issued	30	05/15/2006	EVENT AND STALL SELECTION	SWOBODA, GARY L.
11383424	Not Issued	30	05/15/2006	METHOD AND SYSTEM OF IDENTIFYING OVERLAYS USED BY A PROGRAM	SWOBODA, GARY L.
11383431	Not Issued	30	05/15/2006	EVENT-GENERATING INSTRUCTIONS	SWOBODA, GARY L.
11383438	Not Issued	30	05/15/2006	SELECTIVELY EMBEDDING EVENT-GENERATING INSTRUCTIONS	SWOBODA, GARY L.
11383442	Not Issued	30	05/15/2006	EVENT AND STALL SELECTION	SWOBODA, GARY L.
11383448	Not Issued	25	05/15/2006	DISPLAYING CACHE INFORMATION USING MARK-UP TECHNIQUES	SWOBODA, GARY L.
11383454	Not Issued	30	05/15/2006	PRIORITIZING CACHES HAVING A COMMON CACHE LEVEL	SWOBODA, GARY L.
11383459	Not Issued	30	05/15/2006	PROVIDING INFORMATION ASSOCIATED WITH A CACHE	SWOBODA, GARY L.
11383461	Not Issued	30	05/15/2006	PROVIDING CACHE STATUS INFORMATION ACROSS MULTIPLE CACHE LEVELS	SWOBODA, GARY L.
11383462	Not Issued	30	05/15/2006	VISUALIZING CONTENTS AND STATES OF HIERARCHICAL STORAGE SYSTEMS	SWOBODA, GARY L.
11383464	Not Issued	30	05/15/2006	WATERMARK COUNTER WITH RELOAD REGISTER	SWOBODA, GARY L.
11383466	Not Issued	30	05/15/2006	METHOD OF TRANSLATING SYSTEM EVENTS INTO SIGNALS FOR ACTIVITY MONITORING	SWOBODA, GARY L.
11383468	Not Issued	30	05/15/2006	METHOD AND SYSTEM OF IDENTIFYING OVERLAYS	SWOBODA, GARY L.
11383469	Not Issued	30	05/15/2006	METHOD AND SYSTEM OF INSERTING MARKING VALUES USED TO CORRELATE TRACE DATA AS BETWEEN PROCESSOR CODES	SWOBODA, GARY L.
11383472	Not Issued	30	05/15/2006	SYSTEMS AND METHODS FOR STALL MONITORING	SWOBODA, GARY L.
11383473	Not Issued	30	05/15/2006	MONITORING OF MEMORY AND EXTERNAL EVENTS	SWOBODA, GARY L.
11383474	Not Issued	25	05/15/2006	NAVIGATING TRACE DATA	SWOBODA, GARY L.

Search Another: Inventor SWOBODA First Name GARY Last Name SWOBODA Search

To go back use Back button on your browser toolbar.
Back to PALMI ASSIGNMENT OASIS Home page